11 lines
284 B
Makefile
11 lines
284 B
Makefile
SOURCES = ../rtl/Blinky.v \
|
|
../rtl/Clock_divider.v \
|
|
../rtl/Bin2bcd.v \
|
|
../rtl/Seven_segment_bcd.v \
|
|
../rtl/Seven_segment_timing.v \
|
|
../rtl/VGA_timing.v
|
|
|
|
output/testbench.vvp: testbench.v $(SOURCES)
|
|
mkdir -p output
|
|
iverilog -Wall -tvvp -I../rtl -stestbench -o $@ $< $(SOURCES)
|